Supply clock generation (driver) circuit for 2PASCL

نویسندگان

  • Nazrul Anuar
  • N. Tzartzanis
چکیده

The paper presents a new quasi adiabatic logic family that uses two complementary split-level sinusoidal power supply clock for digital low power applications such as sensors. The proposed two-phase adiabatic static CMOS logic circuit (2PASCL) is using the principle of energy recovery and adiabatic switching. It has switching activity that is lower than dynamic logic and can be directly derived from static CMOS circuits. We have simulated the clock generation circuit using SPICE and investigate the most suitable scheme and highest energy efficiency for the energy recovery power supply/clocks.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Supply clock generation (driver) circuit for 2PASCL: Hara active inductor equivalent circuit and simulation

Abstract The paper presents a split-level sinusoidal power supply clock generator circuit for Two-Phase Adiabatic Static CMOS Logic circuit (2PASCL). The driving of adiabatic logic requires adiabatic controlled sources of voltage. We study the clock voltage generator circuit using SPICE simulation and investigate the most suitable scheme and highest energy efficiency for the energy recovery pow...

متن کامل

Two Phase Clocked Adiabatic Static CMOS Logic and its Logic Family

This paper proposes a two-phase clocked adiabatic static CMOS logic (2PASCL) circuit that utilizes the principles of adiabatic switching and energy recovery. The low-power 2PASCL circuit uses two complementary split-level sinusoidal power supply clocks whose height is equal to Vdd. It can be directly derived from static CMOS circuits. By removing the diode from the charging path, higher output ...

متن کامل

Two Phase Clocked Adiabatic Static Logic Circuit: A Proposal for Digital Low Power Applications

This paper proposes a new quasi adiabatic logic family that uses two complementary pulsed supply clock for digital low power applications such as sensors. The proposed two-phase adiabatic static CMOS logic circuit (2PASCL) has switching activity that is lower than dynamic logic and can be directly derived from static CMOS circuits. We have done a SPICE simulation on the chain of four 2PASCL inv...

متن کامل

Reference Voltage Driver for Low-voltage Cmos A/d Converters

A circuit for generating reference voltages for an A/D converter is presented. The circuit consisting of a bandgap reference and a driver circuit is capable of operating on sub 1-volt supply voltages. The circuit is designed using a standard 0.5 m CMOS technology. Simulations show maximum 0.24% variation in the generated reference voltage over a temperature range from -20 C to 100C and a supply...

متن کامل

REFERENCE VOLTAGE DRIVER FOR LOW-VOLTAGE CMOS A m CONVERTERS

A circuit for generating reference voltages for an A D converter is presented. The circuit consisting of a bandgap reference and a driver circuit is capable of operating on sub 1-volt supply voltages. The circuit is designed using a standard 0.5 p m CMOS technology. Simulations show maximum 0.24% variation in the generated reference voltage over a temperature range from -20 "C to I00"C and a su...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2009